Ignore:
Timestamp:
Jul 19, 2024, 7:54:50 PM (2 months ago)
Author:
abarral
Message:

convert labeled do (f77) to do .. end do

File:
1 edited

Legend:

Unmodified
Added
Removed
  • LMDZ6/branches/Amaury_dev/libf/misc/regr1_step_av_m.F90

    r3435 r5086  
    7373          is = is + 1
    7474          left_edge = xs(is)
    75        end do
     75       END DO
    7676       ! 1 <= is <= ns
    7777       vt(it) = (vt(it) + (xt(it + 1) - left_edge) * vs(is)) &
     
    7979       if (xs(is + 1) == xt(it + 1)) is = is + 1
    8080       ! 1 <= is <= ns .or. it == nt
    81     end do
     81    END DO
    8282
    8383  end function regr11_step_av
     
    133133          is = is + 1
    134134          left_edge = xs(is)
    135        end do
     135       END DO
    136136       ! 1 <= is <= ns
    137137       vt(it, :) = (vt(it, :) + (xt(it + 1) - left_edge) * vs(is, :)) &
     
    139139       if (xs(is + 1) == xt(it + 1)) is = is + 1
    140140       ! 1 <= is <= ns .or. it == nt
    141     end do
     141    END DO
    142142
    143143  end function regr12_step_av
     
    194194          is = is + 1
    195195          left_edge = xs(is)
    196        end do
     196       END DO
    197197       ! 1 <= is <= ns
    198198       vt(it, :, :) = (vt(it, :, :) &
     
    200200       if (xs(is + 1) == xt(it + 1)) is = is + 1
    201201       ! 1 <= is <= ns .or. it == nt
    202     end do
     202    END DO
    203203
    204204  end function regr13_step_av
     
    256256          is = is + 1
    257257          left_edge = xs(is)
    258        end do
     258       END DO
    259259       ! 1 <= is <= ns
    260260       vt(it, :, :, :) = (vt(it, :, :, :) + (xt(it + 1) - left_edge) &
     
    262262       if (xs(is + 1) == xt(it + 1)) is = is + 1
    263263       ! 1 <= is <= ns .or. it == nt
    264     end do
     264    END DO
    265265
    266266  end function regr14_step_av
Note: See TracChangeset for help on using the changeset viewer.